Zero Crossing Digital Phase Locked Loop with Arc Sine block (AS-ZCDPLL) is used to linearize the phase difference detection, and enhance the loop performance. The loop has faster acquisition, less steady state phase error, and wider locking range compared to the conventional ZCDPLL. This work presents a Zero Crossing Digital Phase Locked Loop with Arc Sine block (ZCDPLL-AS). The performance of the loop is analyzed under mobile faded channel conditions. The mobile channel is assumed to be two path fading channel corrupted by additive white Gaussian noise (AWGM). It is shown that for a constant filter gain, the frequency spread has no effect on the steady state phase error variance when the loop is subjected to a phase step. For a frequency step and under the same conditions, the effect on phase error is minimal.
Introduction
Phase Lock Loops (PLLs) are used in a wider range of communication applications such as carrier recovery synchronization, and demodulation [1] . A PLL is a closed loop system in which the phase output tracks the phase of the input signal. It consists of a phase detector, filter, and voltage controlled oscillator. Digital Phase locked Loops (DPLLs) were introduced to minimize some of the problems associated with the analogue counter part such as sensitivity to DC drift and the need for periodic adjustments [1, 2] . Conventional Zero Crossing DPLL (ZCDPLL) is the most widely used due to its simplicity in modeling and implementation [3, 4] .
In this paper an Arc-Sine ZCDPLL is analyzed under mobile faded channel. The purpose of including the Arc--Sine in the loop is to linearize the phase difference detection. The peak detector guarantees the input amplitude to the Arc-Sine block to remain between -1 and +1. It has been shown that the AS-ZCDPLL loop offers improved performance in the lock range and acquisition with reduced steady state phase error [5] . The proposed ZCDPLL-AS can be characterized by a linear difference equation in module (π/2) sense.
The mobile radio channel is characterized by fast Rayleigh fading and random phase distribution. This considerably degrades the tracking performance and increase the jitter of the loop. In this paper, the performance of ZCDPLL-AS with phase and frequency step inputs in the mobile radio environment is studied. The ZCDPLL-AS, in this work is considered as part of a mobile receiver. The mobile channel is assumed to be a two path fading channel corrupted by additive white Gaussian noise (AWGN). The fading in each path of the channel follows Rayleigh distribution and has power spectral density as given by Jakes [6] .
where f m = vfc/c is the Doppler frequency that depends on the speed of the vehicle v and carrier frequency fc. The performance of the proposed algorithm will be evaluated for Doppler frequencies of 6 Hz, 100 Hz and 222 Hz, corresponding to a pedestrian (3.5 km/hr) and vehicular channels with speeds of 54 km/hr and 120 km/hr respectively. The stochastic difference equation describing the ZC-DPLL-AS loop operation is derived in Section 2. Finally,
the probability density function (pdf) of the steadystate phase error is derived and calculated numerically in Section 3. Experimental simulation results are presented in Section 4 and finally conclusion are given, in Section 5.
ZCDPLL-AS System Operation in Mobile Faded Channels
The ZCDPLL-AS is composed of a sampler as a phase detector, inverse sine block, a digital loop filter, and a Digital Controlled Oscillator (DCO) as shown in Figure  1 [5] . The input signal to the loop is taken as x(t) = s 1 (t) + n(t) , where s 1 (t) is the noise free input signal to the loop after passing through the mobile channel. If s(t) = Asin(ω 0 t + θ i (t)), n(t) is Additive white Gaussian Noise (AWGN); θ i (t) = θ 0 +Ω 0 t , from which the signal dynamics are modeled; θ 0 is the initial phase which we will assume to be zero; Ω 0 is the frequency offset from the nominal value ω 0 . Then
is Rayleigh faded envelope and φ ch (t), is a uniform distribution channel phase. The input signal is sampled at time instances tk determined by the Digital Controlled Oscillator (DCO). The DCO period control algorithm as given by [7] [8] [9] [10] is
where
is the nominal period, 
The sequence k x is passed through the Arc-Sine block with output . The output is passed through a digital filter D(z) whose output is used to control the period of the DCO.
The time instances can be rewritten as
The phase error is defined to be [5] Taking the difference of (7) and (8) results in
S(t) S/H
The Arc-Sine ( 1 sin  ) block has been added to linearize the equation and avoid the nonlinear behaviour of the systems [5] . The output of the Arc-Sine block can be expressed as
The z transform of the output of the digital filter is
where   Y z is the z transform of   y t . The order of the loop is determined by the type of the digital filter. For first order, the digital filter is simply a gain block
is the block gain. However, for second order loop,
Let us consider a first order AS-ZCDPLL loop, then the digital filter output which controls the DCO is given by
Then the stochastic difference equation describing the loop behaviour is given by
For phase step input where
And for frequency step and for , (12) becomes
In practical mobile communication systems and in the 800 MHz band, an IF frequency of 10.7 MHz is usually used; therefore, the sampling period T is on the order of 0.1 ps. The maximum Doppler frequency shift is on the order of 100 Hz (at vehicle velocity, about 60 mph). In other words, the , 1 ch k
For both cases, the probability density function of steady state phase error became a function of two independent random variables r(k) and n(k).
Phase Error Probability Density Function
(pdf)
Phase Step without Noise
In steady state (14) can be rewritten as 
which has an average of π 2 s  . Therefore, the optimum value of the gain is
, n is integer. Then the transition pdf can be shown as to be 
Equation (23) is valid whether k and 1 k r  are mutually independent or not. This is solved numerically as was done in [4] . The transition pdf 
Simulation Results
The performance of the loop was evaluated in simulation by subjecting it to phase as well as frequency steps. The input signal s(t) = sin(2000_t) is considered as modulation free and the DCO center frequency is 1000 Hz. In the simulation process, the Signal to Noise Ratio is defined as SNR db = 10   2 log 1 n  , where 2 n  represents noise variance. The loop is studied under phase step in the presence of noise. It is noticed from Figure 2 , and as derived in section (2) , that the steady state phase error variance depends on the value of the filter gain, as shown in Figure 3 . The increase in gain causes the phase error to increase sharply which results in degradation in system's performance. The effect of SNR on the phase error variance is shown in Figure 4 . This variance is directly proportional to SNR as shown in Figure 5 . As shown from the figure, the loop performance due to phase jitter improves as SNR increases. The frequency spread has no direct effect on the steady state phase error variance if the filter gain is kept constant, as shown in Figure 6 . However, if the loop input signal is subjected to a frequency step, then the loop jitter is slightly affected by the step size if the filter gain is kept constant. The Doppler spread will increase the jitter if the spread is increased as shown in Figure 6 . The loop probability density function of the phase performance when subjected to a frequency step is shown in Figure 7 for different frequency offsets, while Figure 8 is for different wireless channel Doppler spreads. It is seen from the figures that the impact of frequency offset and channel speed of variations (Doppler spread) on the system performance is minimal. The loop performance, when a frequency step is applied to the loop, is also affected by the channel SNR as shown in Figure 9 . The variance of timing error in the loop is increased as the loop gain G 1 is increased and this primary- ly depends on the value frequency step input as shown in Figure 10 .
Conclusions
The ZCDPLL-AS loop is studied under phase and frequency steps in the presence of noise. It is shown that the frequency spread, under phase step condition, has no direct effect on the steady phase error variance if the filter gain is kept constant. For frequency step, the error is slightly affected under the same conditions. From the results, it has been shown that the variance of the DCO period increases with the Doppler spread. The system was tested with Doppler spreads of 6 Hz, 100 Hz, and 222 Hz. ZCDPLL-AS loop has been tested and has shown to give improved locking and acquisition performance.
